Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4891

conflict between schematic_pin view and symbol view

$
0
0

Hi All,

I have a testbench with config view. For many of the cells the config view is set to “schematic_pin”. The testbench used to simulate fine earlier but seems there have been some changes to the design and as a results creating the netlist for the testbench is throwing the below error.

ERROR (OSSHNL-912): Netlisting failed because terminal 'AVDD_INT_LV' specified in placed master 'ic_top/PLL_TOP/symbol' does not exist in switch master 'ic_top/PLL_TOP/schematic_pin'.

Should I regenerate the schematic_pin view , if so then how ?

thanks


Viewing all articles
Browse latest Browse all 4891

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>