Dear All,
I have used $table_model() in VerilogA.
But while using it in Verilog or VerilogAMS, I am seeing errors.
So, Can we use $table_model() in verilogAMS ?
Kind Regards,
↧
Channel:
Cadence Custom IC Design Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Custom IC Design Forum
- Channel Number: 3711455
- Language: English
- Registered On: July 11, 2012, 10:00 pm
- Number of Articles: 4923
- Latest Snapshot: June 5, 2025, 6:21 pm
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/38
- Publisher: https://community.cadence.com/cadence_technology_forums/f/custom-ic-design
- Description:
- Catalog: //kittereen4.rssing.com/catalog.php?indx=3711455
© 2025 //www.rssing.com