Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4896

LVS reads pins incorrectly

$
0
0

Hello,

I am running an Assura LVS  test on my layout and receive some mismatch errors like the following:

Schematic Net: S[0]

S     *1  of device_X:Swap1 A

Layout Net: S[0]

L     *1  of device_X:Swap0 C

Clearly the issue LVS brings up is that S[0] pin is incorrectly connected in the layout, but as can be seen from the screenshot, S[0] is connected to net A and not C as LVS claims.

There are a number of devices in the layout, the problem happens on the "device_X" only. The problem happens to more pins (but not all) in the "device_X". I tried to run all sorts of Updates from the Connectivity menu. Tried deleting the device and regenerate from source. Even tried to do a completely new layout of the problematic device, but to no avail. Does it have to do with this "Swap0\1" after the device name? What is the meaning of these swaps?

Please advise


Viewing all articles
Browse latest Browse all 4896

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>