Quantus QRC works fine(except it double counts the parasitic of a Pcell) if I don't give Hcell list.
Once I give HRCX cell list to avoid double parasitic extraction. I am getting below error.
Kindly help.
Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.2-s247 Wed Mar 23 17:12:05 PDT 2016
-------------------------------------------------------------------------------------------------------------------
Copyright 2016 Cadence Design Systems,
Inc.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 12) layer 'cbm_7' is notsubstrate or conductor layer in the ict file. All ext_layers mapping tothis pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 13) layer 'cbm_8' is notsubstrate or conductor layer in the ict file. All ext_layers mapping tothis pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 16) layer 'crown' is notsubstrate or conductor layer in the ict file. All ext_layers mapping tothis pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 17) layer 'ctm_7' is notsubstrate or conductor layer in the ict file. All ext_layers mapping tothis pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 18) layer 'ctm_8' is notsubstrate or conductor layer in the ict file. All ext_layers mapping tothis pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 123) layer'HP_UDM_1D8VIO_NMOS' is not substrate or conductor layer in the ict file.All ext_layers mapping to this pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 124) layer'HP_UDM_1D8VIO_NMOS' is not substrate or conductor layer in the ict file.All ext_layers mapping to this pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 125) layer'HP_UDM_CORE_NMOS' is not substrate or conductor layer in the ict file.All ext_layers mapping to this pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 135) layer 'p3' is notsubstrate or conductor layer in the ict file. All ext_layers mapping tothis pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 168) layer'HP_UDM_1D8VIO_PMOS' is not substrate or conductor layer in the ict file.All ext_layers mapping to this pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 169) layer'HP_UDM_1D8VIO_PMOS' is not substrate or conductor layer in the ict file.All ext_layers mapping to this pro_layer are ignored.
INFO (LBRCXM-624): Warning [input]: In the layer_setup file (line 170) layer'HP_UDM_CORE_PMOS' is not substrate or conductor layer in the ict file.All ext_layers mapping to this pro_layer are ignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 210) layer 'cbm_via6' doesnot exist in the ict file. All ext_conts mapping to this pro_cont areignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 211) layer 'cbm_via7' doesnot exist in the ict file. All ext_conts mapping to this pro_cont areignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 212) layer 'ctm_via6' doesnot exist in the ict file. All ext_conts mapping to this pro_cont areignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 213) layer 'ctm_via7' doesnot exist in the ict file. All ext_conts mapping to this pro_cont areignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 214) layer 'n_blc' does notexist in the ict file. All ext_conts mapping to this pro_cont are ignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 217) layer 'p3Cont' does notexist in the ict file. All ext_conts mapping to this pro_cont are ignored.
WARNING (LBRCXM-624): Warning [input]: In the layer_setup file (line 218) layer 'p_blc' does notexist in the ict file. All ext_conts mapping to this pro_cont are ignored.
INFO (LBRCXM-747): The gate diffusion fringing capacitance table in the technology file is included as part of gate to source/drain coupling capacitance.
INFO (LBRCXM-642): Constructing the RCX run script
WARNING (RCXSPIC-27104): p2lvsfile in tech directory does not have resistance
temperature coefficients (TC1, TC2). ?temperature is ignored
INFO (LBMISC-215205):
*** Cadence Quantus QRC Extraction Techgen -trans VERSION 15.2.2 Linux 64 bit - (Wed Mar 23 17:12:05 PDT 2016) ***
INFO (CAPGEN-41199):
Techgen -trans results will be written to directory: /tmp/qrc_3395/pdet_input_lay_test
WARNING (CAPGEN-41240): [input]: Layout scale factor has been already described in procfile. Techgen -trans -scale option is ignored and shouldn't be used.
INFO (CAPGEN-41737): Lvs layers DNW PROBEM1_0T PROBEM2_0T PROBEM3_0T PROBEM4_0T PROBEM5_0T PROBEM6_0T RFDMY_0HIA_0bulk RFDMY_0HIA_0psub cbm_08 cnbase1 coll1 cpbase1 crown ctm_08 inbase1 ipbase1 ncoll1 ngate_0udm18_0mac ngate_0udm18ud15_0mac ngate_0udm_0mac nplug nw_0pgdio nxwell_0npn p3 pgate_0udm18_0mac pgate_0udm18ud15_0mac pgate_0udm_0mac pplug psub_0term rfdmy56 are not mapped in layer_setup file
Forking: agdsPrep -V -rundir /proj/rfic/rakesh/tsmc/28nm_hpc_5x1z1u/LVS/LVS_RUN_1/svdb -outdir /tmp/qrc_3395/pdet_input_lay_test -sch -df2 -e /proj/rfic/rakesh/tsmc/28nm_hpc_5x1z1u/LVS/LVS_RUN_1/svdb/pdet_input_lay_test.gds.map:pdet_input_lay_test.alm,pdet_input_lay_test.ilf -pl pdet_input_lay_test.ports -mcell /tmp/qrc_3395/pdet_input_lay_test/pdet_input_lay_test.mcl -d pdet_input_lay_test.devtab -l /proj/rfic/rakesh/tsmc/28nm_hpc_5x1z1u/LVS/LVS_RUN_1/svdb/pdet_input_lay_test.lvsfile -w /tmp/qrc_3395/pdet_input_lay_test/pdet_input_lay_test.hcl:/tmp/qrc_3395/pdet_input_lay_test/pdet_input_lay_test.hcl,/tools/technology/TSMC/HPC/rfpdk_020_1P8_5X_1Z_1U_ALRDL/QRC/RC_QRC_crn28hpc_1p08m+ut-alrdl_5x1z1u_typical/hcell_mod:/tmp/qrc_3395/pdet_input_lay_test/pdet_input_lay_test.dcl -i pdet_input_lay_test.ixf,pdet_input_lay_test.lph,pdet_input_lay_test.sph:pdet_input_lay_test.gdx -n pdet_input_lay_test.nxf,pdet_input_lay_test.stl:pdet_input_lay_test.gnx -s pdet_input_lay_test_pin_xy.spi:pdet_input_lay_test.xcn,hccidtmfile
Forking: /tools/cadence/EXT152/tools.lnx86/extraction/bin/64bit//capgen -techdir /tools/technology/TSMC/HPC/rfpdk_020_1P8_5X_1Z_1U_ALRDL/QRC/RC_QRC_crn28hpc_1p08m+ut-alrdl_5x1z1u_typical -lvs /tmp/qrc_3395/pdet_input_lay_test/pdet_input_lay_test.xcn -p2lvs /tools/technology/TSMC/HPC/rfpdk_020_1P8_5X_1Z_1U_ALRDL/QRC/RC_QRC_crn28hpc_1p08m+ut-alrdl_5x1z1u_typical/qrcTechFile -reseqn -sw3d -length_units meters -cap_unit 1 -cap_ground_layer psub -scale 0.9 -lexclude poly -blocking qrcgate:0.001,poly,active,FOX -blocking tndiff:0.001,active,FOX -blocking tpdiff:0.001,active,FOX -blocking tndiff_woR:0.001,active,FOX -blocking tpdiff_woR:0.001,active,FOX -blocking s_tndiff_udm:0.001,active,FOX -blocking d_tndiff_udm:0.001,active,FOX -blocking s_tpdiff_udm:0.001,active,FOX -blocking d_tpdiff_udm:0.001,active,FOX -blocking s_tndiff_hv:0.001,active,FOX -blocking d_tndiff_hv:0.001,active,FOX -blocking s_tpdiff_hv:0.001,active,FOX -blocking d_tpdiff_hv:0.001,active,FOX -blocking ydio_t:0.001,active,FOX -blocking vargt:0.001,poly,active,FOX -blocking vargt_p:0.001,poly,active,FOX -blocking vargt_25:0.001,poly,active,FOX -blocking vargt_25_p:0.001,poly,active,FOX -blocking vargt_edc:0.001,poly,active,FOX -blocking vargt_15:0.001,poly,active,FOX -blocking vargt_33:0.001,poly,active,FOX -blocking vargt_18:0.001,poly,active,FOX -blocking vargt_18_p:0.001,poly,active,FOX /tmp/qrc_3395/pdet_input_lay_test
ERROR (LBRCXM-644): Bad return status from RCX script generator. 0xb
INFO (LBRCXM-709): ***** Quantus QRC terminated abnormally *****