Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4929

Simulation Determinism

$
0
0

Hi,

I have an AMS/Spectre simulation that I have run twice, by starting them 45 seconds apart in time, on the same multi-core machine in a simulation farm of machines, using the same number of cores. This simulation has both Verilog AMS elements and analog transistor circuits. This is a full chip sim, so the sim time may be ~24hours. The time to simulate is diverging, though. At a comparable point in the sims, one too 3.5hrs to get there, the other took 7+ hours.

Is there anything that is not deterministic in the sims themselves, like intentional randomness added to time step algorithms, even running the same netlist, same options, same parameters, same number of cores on the same machine?  Or must this all be machine, networking, core priority, etc. differences?

Thanks!


Viewing all articles
Browse latest Browse all 4929

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>