Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4930

Extracted Netlist Simulation Speedup?

$
0
0

Hi,

I have a config view with verilog on top and an av_extracted view as an instance in it. I am using the UNL flow out of ADE Assembler (using newest tool versions).

The av_extracted cellview is about 200MB in library manager...and the "netlisting" (the time when simulation is started from ADE until irun is called) takes about 7 hours!

When i netlist only the av_extracted with ADE L (not using UNL) it takes about 10 seconds...Is there a possibility to speed up the "netlisting" of the extraced view from ADE Assembler in UNL flow? What happens during this time?!

I am already using

envSetVal("adexl.test" "checkForNewCellviewVarsUponRun" 'cyclic "No")  
envSetVal("adexl.test" "checkForUnsavedViewsUponRun" 'boolean nil)
envSetVal("adexl.gui" "disableConstraintsRead" 'boolean t)

as suggested....

Best regards,

Markus


Viewing all articles
Browse latest Browse all 4930

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>