Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4919

Bus pin mapping in layout

$
0
0

Dear experts,

When generating or placing pins from schematic to layout, how control mapping of bus pins?

Say how to map sel<0:1> schematic pin to sel[0] and sel[1] layout pins. 

Thanks

Norayr


Viewing all articles
Browse latest Browse all 4919

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>