Hi,
I have run parasitic extraction on a simple inverter in a new technology that I have. After running the post layout simulation using Assura, the main transistors are missing in the analog extracted view. I have also checked the netlist and there are only the parasitic resistances and capacitance. What do you think might be the issue? Is it from the technology file?
Regards,
Mehdi