Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4905

Transient Violations taking too much disk space

$
0
0

Hello,

I am sure this may have come up before but couldn't find this specific thing on the forums.

I am trying to run a PLL simulation using transient (liberal) and currently taking up too much space.

The file taking up most of the space is not the net outputs but rather a file called tranViolations.violations which is about 5times bigger. The simulation has a lot of voltage spikes which is most likely causing this but not really important to have this data saved. The output data seems sensible and as expected but the simulation keeps running out of disk space before finishing.

Is there a way to stop the simulator writing anything other than the selected net data?

Details of environment below:

Cadence IC Design version IC6.1.8-64b.500.4

Simulator: Spectre with APS Multhreading manual =4 threads.

Environment: ADE Assembler

Let me know if you need any further information.

Many Thanks,

Chris.


Viewing all articles
Browse latest Browse all 4905

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>