Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4923

Running worst case corners from ADEXL

$
0
0

Hello,

I am trying to verify my design against PVT by running the worst case corners. I have found that I can define my corners in two methods in ADEXL:

1. From Single Run, Sweep and Corners : I can define my corners and run the simulation

2. From  Creat Worst Case Corners

What are the difference in between? and which one should be the best.

I am using Cadence Virtuoso IC6.1.5

Thank you


Viewing all articles
Browse latest Browse all 4923

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>