layout extraction avoid a specific area

Hi, I am using virtuoso with a foundry CMOS process.
I have finished a layout and passed the LVS by Calibre.
In the PEX, would we have any way to avoid the parasitic extraction on a specific layout area?

Many thanks for the help.