Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4910

Where do I modify sheet resistance values for layout when running Assura LVS ?

$
0
0

My layout was created using a PDK.  I'm running Assura LVS and seeing parameter mismatches.  I'd like to modify the sheet resistance for various layers (hi-res, poly resistor etc.) of my layout design to see the impact on the extracted component values.    Where are the layer properties located ?  How do I change them ?


Viewing all articles
Browse latest Browse all 4910


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>