Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4908

Virtuoso 6.1.8 plotted expressions in VIVA do not fit to evaluated expressions in assembler

$
0
0

Hello,

I encountered the following problem using cadence virtuoso IC6.1.8 ISR3 with SPECTRE 18.1 ISR6.

I did an stb analysis with a global variable sweep ("temperature" and "L"). Furthermore, I created several expressions for dc gain, phase margin and so on. The expressions are evaluated fine inside assembler. If I now right click on one evaluated expression for the phase margin and select "Plot All" I get the depicted window in VIVA - but the values do not match the expression results in assembler (They are somehow mirrored regarding the sweep variable "L").

Nevertheless, if I mark multiple phase margin results in assembler and click on "Plot" I get the correct results. I also attached a picture from that at the end.

This behaviour does not happen always, but it occurred several times to me.

Regards,

Michael

  

Wrong plotting

correct plotting


Viewing all articles
Browse latest Browse all 4908

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>