Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4898

Is there any tips & simulator settings to accelerate tran initial converge of ams top analog&digital simulation ?

$
0
0

current status: ams top  analog(schematic)&digital(rtl) simulation tran initial converge takes too long   >4hours

Is there any tips & simulator settings to accelerate tran initial converge for ams top simulation?

There are 3 tips I've already used below:

1 set initial Q value for meta-stable dff

2 set regulator initial out to its target stable voltage

3 set diff voltage H-L to oscillator's differential output


Viewing all articles
Browse latest Browse all 4898

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>