Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4930

Renetlisting after change of design variable

$
0
0

Hi all,

I have a design which uses a few design variables (e.g. the amplitude of a port). When I change the value of the variables in ADE L between simulations, this change is not detected and the design does not get renetlisted. I get the same results before and after the change. This is pretty annoying, especially for parametric analyses which doesn't work either.

What can be the reason that the renetlisting does not occur when changing a variable?

Thanks, Christoph


Viewing all articles
Browse latest Browse all 4930

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>