In for instance the port cell in analogLib you can enter for a certain signal either the Amplitude (Vpk) or the Amplitude (dBm). When one of them gets filled in, the other field blanks out.
Is it possible to achieve the same using verilogA? If so how would this be implemented?
Regards,
Emiel