Quantcast
Channel: Cadence Custom IC Design Forum
Viewing all articles
Browse latest Browse all 4907

Sim Err

$
0
0

cadence_ic                      6.1.7.500.23.EHF6258

I am frequently experiencing a problem running simulations via ADEXL.

Simulations fail to run and the results pane in ADEXL displays "sim err" - no output log or job log or any sort of explanation.

Looks as if the job has not even reached the (LSF) queue or is maybe unable to grab a slot.

Mostly this occurs with large corner or MC runs, although I have some failures with only a few corners.

I am then forced to Rerun unfinished/error points which usually succeeds.

The problem is intermittent.

I wonder if this is somehow related to my job policy options (see below):

Start Timeout = 300; Configure Timeout = <not set>; Simulation Run Timeout = <not set>; Linger Time = 10


Viewing all articles
Browse latest Browse all 4907

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>