I have a verilog code. I want to dump the code in Cadence Virtuoso and use the instance in my design. what is the procedure for it?
↧
I have a verilog code. I want to dump the code in Cadence Virtuoso and use the instance in my design. what is the procedure for it?