Hi, everyone,
My cadence version is IC6.1.7 and MMSIM version is 13.1. I am using VCVS as delay unit (I know there are some delay component in analogLib like delayline, but there are some other strange phenomena).
The testbench and simulation results are shown in the following figures. The gain of vcvs is 1 and delay time is 1.1us. The vpulse period is 7ms, pulse width is 800ns as shown in fig2. The result of the first period is right as shown in fig3, but the second period result is wrong as shown in fig4. The rising and falling time of fig3 are 177ns, which changed significantly. And the fourth period is right.
Any hint on that?
Best regards,
xianweng
Image may be NSFW.
Clik here to view.
fig1. Testbench
Image may be NSFW.
Clik here to view.
fig2. configuration of vpulse
Image may be NSFW.
Clik here to view.
fig3. The simulation of the first period
Image may be NSFW.
Clik here to view.
fig4. The simulation of the second period
Image may be NSFW.Clik here to view.
