Cadence liberate: Different vdd value for backgate

Hello,

I want to characterize logic cells created using a transistor with two different values of Vdd: 1V for the normal inputs and 3V for the back gate. How can I define two vdd values and related pins in Cadence Liberate? Many Thanks.